Non-Invasive Reverse Engineering of the Relative Position of Bus Wires
| Forfattere | Geir Olav Dyrkolbotn |
| Institusjon | Gjøvik University College |
| Publikasjon | Norsk informasjonssikkerhetskonferanse (NISK) |
| Publiseringsdato | 2010-11-22 |
| Sidetall intervall | 104-108 |
| Generell lenke | http://nisk2010.hig.no/ |
| ISBN/ISBN2 | 9788251927055/ |
| Kategori | Informasjonsteknologi |
| Redaktør | Patrick Bours |
| Utgiver | Tapir Akademisk Forlag |
| Adresse utgiver | Besøksadresse:
Tapir Akademisk Forlag
Nardoveien 12, Trondheim
Postadresse: Tapir Akademisk Forlag Postboks 2461 Sluppen 7005 Trondheim |
| Språk | English |
Abstrakt
Exploitation of microprocessor side channels can be improved if one hasaccess to details regarding the physical layout of the microprocessor. It
has been shown that the capacitance between bus wires influence the
signals at the electromagnetic side channel. This paper provides a noninvasive
technique for establishing the relative position of microprocessor
bus wires. Thus, used in combination with signal analysis techniques,
our results may improve side channel exploitation capabilities.
Referanser
[1] R. Torrance and D. James. Reverse engineering in the semiconductor industry.Custom Intergrated Circuits Conference (CICC), IEEE, 2007.
[2] M. Kuhn R. Anderson. Low cost attacks on tamper resistant devices. Security
Protocols, 5th International Workshop, LNCS 1361:125–136, 1997.
[3] P. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In
”Advances in Cryptography - Crypto 99”, volume 1666 of Lecture
Notes in Computer Science, pages 388–397. Springer-Verlag, 1999. or
http://www.cryptography.com/dpa/technical/index.html.
[4] S. Mangard, E. Oswald, and T. Popp. Power Analysis Attack - Revealing the
Secret of Smart Cards. Springer, 2007.
[5] G. O. Dyrkolbotn, K.Wold, and E. Snekkenes. Security implications of crosstalk
in switching cmos gates. To be presented at ISC2010.
[6] C. Duan, V.H.C. Calle, and S.P Khatri. Efficient on-chip crosstalk avoidance
codec design. IEEE transaction on very large scale integration (VLSI) systems,
17(4), april 2009.
[7] F. Moll, M. Roca, and E. Isern. Analysis of dissipation energy of switching
digital cmos gates with coupled outputs. Microelectronics, (34):833–842, 2003.
[8] P.P. Sotiriadis and A. Chandrakasan. Low power bus coding techniques
considering inter-wire capacitances. Proceedings of the IEEE Custom Integrated
Curcuits Conference, pages 507–510, 2000.
[9] Z. Chen, S. Haider, and P. Schaumont. Side-channel leakage in masked circuits
caused by higher-order circuit effects. ISA, LNCS 5576:327–336, 2009.
[10] G.O. Dyrkolbotn and E. Snekkenes. Modified template attack: Detecting address
bus signals of equal hamming weight. Norsk informasjonssikkerhetskonferanse,
NISK 2009.
Forrige artikkel Neste artikkel



